Abstract-This work discusses the main results relevant to the characterization of an analog front-end processor designed in view of experiments with unprecedented particle rates and radiation levels at the High-Luminosity LHC (HL-LHC). The frontend channel presented in this paper is part of the CHIPIX65-FE0 prototype, a readout ASIC designed in a 65 nm CMOS technology in the frame of the CERN RD53 collaboration. The prototype integrates a 64×64 pixel matrix, divided into two 32×64 sub-matrices with 50 µm pitch, embodying two analog front-end architectures based on synchronous and asynchronous hit discriminators. The analog chain takes an overall area close to 1000µm 2 , with a per-channel power dissipation around 5 µW. The paper is focused on the characterization of the array with asynchronous channels, before and after exposure to ionizing doses up to 630 Mrad(SiO2) of X-rays. The mean value of the equivalent noise charge (ENC), not significantly affected by radiation, is close to 90 electrons with no sensor connected to the front-end. The threshold dispersion before irradiation is 55 electrons, for a tuned threshold of 600 electrons, with a moderate increase after irradiation. The assessed performance guarantees sub-1000 electrons stable threshold operations, which is a mandatory feature for highly efficient readout chips for the HL-LHC.
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I. INTRODUCTION
E XTRAORDINARY high levels of radiation and particle rates will be attained in the high-luminosity upgrades of the Large Hadron Collider experiments, where the peak luminosity will be pushed to the remarkable level of 5×10 34 cm −2 s −1 . The pioneering operating conditions expected at the CMS and ATLAS experiments will set tough requirements for the readout chips in the innermost layers of the trackers. In particular, the readout circuits will have to face hit rates of the order of 3 GHz/cm 2 while retaining very low noise performance, and are required to implement in-pixel, analog-to-digital conversion in a relatively small area (around 2500 µm 2 ). The CERN RD53 collaboration [1] was founded in 2013 to investigate new technologies and architectures for future readout chips and identified the 65 nm CMOS technology as the candidate process for the development of mixed-signal ICs for the new generation tracking systems based on high granularity silicon pixels. The Italian Institute for Nuclear Physics (INFN) has been actively contributing to RD53 through the CHIPIX65 project [2] , which served the purpose of testing design solutions, analog and digital, on a small-scale demonstrator called CHIPIX65-FE0. At the same time, this demonstrator allowed for a performance evaluation before the integration of the large scale RD53A chip [3] , intended to demonstrate in a large format IC (20×11.8 mm
2 ) the suitability of the chosen 65 nm CMOS technology for HL-LHC upgrades of CMS and ATLAS.
II. THE CHIPIX65 ASYNCHRONOUS FRONT-END
CHIPIX65-FE0 integrates a 64×64 pixel matrix, divided into two 32×64 sub-matrices with 50 µm pitch, embodying two analog front-end architectures based on synchronous and asynchronous hit discriminators [4] , [5] . Both analog chains were designed according to RD53A requirements [6], among which the capability of operating at a minimum threshold of 600 electrons, with a power consumption not exceeding 5 µW in a silicon area close to 1000 µm 2 . In this paper, the design and experimental characterization of the asynchronous architecture integrated in the demonstrator is reported. The asynchronous analog front-end is shown in Fig. 1 . The readout chain implements a charge sensitive amplifier (CSA) with Krummenacher feedback [7] providing a constant current discharge of the feedback capacitor C F and able to deal with the increase in the sensor leakage current after irradiation. Connected to the CSA output, a low power, highspeed comparator [8] , combined with a 5-bit, dual edge timeover-threshold (ToT) counter, is exploited for analog-to-digital conversion. The ToT counter, operated with a 40 MHz clock, allows for 400 ns maximum time over threshold. Channelto-channel threshold dispersion is addressed by means of an in-pixel threshold trimming DAC, based on a 4-bit binary weighted architecture, generating the current I DAC which adds to the current I th , equal for each pixel in the matrix, setting the global threshold. Each pixel integrates a calibration circuit locally generating a test signal at the analog front-end input. Such a circuit requires two DC voltage levels, distributed from the matrix periphery, and a configuration bit enabling the injection of the input charge. Other programming bits can be properly set to obtain different channel configurations. In particular, the CSA can be operated in high gain and low gain mode, with a designed charge sensitivity equal to 13.5 mV/ke in high gain and 6.7 mV/ke in low gain. A power-978-1-5386-2282-7/17/$31.00 ©2017 IEEE down mode can also be enabled to shutdown selected noisy pixels. Besides local configuration of the pixels, a chip wide configuration is implemented by means of DACs integrated in the matrix periphery, used to set the global threshold and the current in the Krummenacher feedback, impacting on the ToT performance of the front-end. The key element of the charge sensitive amplifier is a gain stage featuring a folded cascode architecture, with two local feedback networks designed to increase the output small signal resistance. With 3 µA flowing in the CSA input branch and a current in the cascode branch close to 200 nA, the CSA accounts for most of the power consumption in the analog front-end.
III. EXPERIMENTAL RESULTS
Different measurements, mainly concerned with threshold dispersion, noise and ToT performance of the analog frontend, have been performed before and after exposure to total ionizing doses (TID) up to 630 Mrad(SiO 2 ) of X-rays. In particular, the effective noise and threshold values have been extrapolated by means of charge scans on the pixel array, resulting in a set of hit efficiency curves fitted with error functions. The fitting parameters, namely mean and variance, are associated with threshold and noise, respectively, for each pixel of the matrix. Mean distribution, moreover, provides information on the threshold dispersion of the analog front-ends. Fig. 4 . Threshold distribution for a set of 512 non irradiated pixels, 600 electrons tuned threshold. As an example, Fig. 2 shows the hit efficiency data for a set of 64 non irradiated pixels with an untrimmed threshold close to 3200 electrons. The fitting error functions (red curves) are also shown in the plot. Threshold trimming has been performed on the same set of pixels as shown in Fig. 3 , where the threshold distribution before (green histogram) and after (blue histogram) tuning can be easily compared. DAC code for each pixel of the matrix has been extracted from untrimmed hit efficiency curves using a set of ROOT macros and then loaded into the chip. A threshold dispersion before tuning around 400 electrons has been obtained, reduced to 45 electrons after trimming. Fitting of the S-curves is also used to assess noise performance of the analog front-end. A mean equivalent noise charge (ENC) close to 90 electrons has been measured with no sensor connected to the CSA input. Measurements carried out on the same front-end channel equipped with a detector emulating capacitor, integrated in a former prototype chip, revealed an ENC close to 120 electrons for a detector capacitance equal 100 fF [5] . The capability of operating at low threshold settings is demonstrated in Fig. 4 , showing the threshold distribution for a tuned threshold of 600 electrons for a set of 512 pixels. The inset in the plot reports the value of the threshold dispersion which, converted from DAC counts, is close to 55 electrons. It is very important to notice that the noise and threshold dispersion performance of the tested asynchronous channel makes it compliant with the specifications for the RD53A demonstrator, requiring a noise occupancy not exceeding 10 −6 at a 600 electrons minimum stable threshold. As already mentioned, digitization in the CHIPIX65-FE0 demonstrator is performed by means of the time-overthreshold technique. ToT as a function of the injected charge for a single pixel of the matrix is shown in Fig. 5 . Such a plot reveals a very good linearity, also at relatively small input charges, for the 5-bit ToT. A slope dispersion smaller than 6% has been measured, mainly related to mismatches in the Krummenacher feedback network. In order to evaluate the radiation tolerance of the front-end, a sample of the demonstrator was irradiated at different total ionizing doses, up to 630 Mrad(SiO 2 ), with the 10 keV X-rays machine available at the Physics and Astronomy Department of the University of Padova (Italy). Irradiation was performed at room temperature with a dose rate of 350 krad/h for TIDs smaller than 15 Mrad, and at a rate of 3.5 Mrad/h for larger TIDs. The irradiated chip has been found to be fully functional at 630 Mrad and one week room temperature annealing. The equivalent noise charge is not significantly affected by radiation in the tested sample, not connected, as already mentioned, to a sensor. This is in agreement with the experimental findings reported in [9] , where the ENC is studied for a test channel, as a function of detector capacitances ranging from 0 to 180 fF, for different ionizing doses. The behavior of the threshold dispersion as a function of the dose is shown in Fig. 6 , for a global threshold set to 600 electrons. Threshold re-tuning has been performed in some of the intermediate steps, namely 1 Mrad, 95 Mrad and 402 Mrad. For these steps, trimming procedure has been carried out with a fixed dynamic range for the in-pixel tuning DACs. An optimization of the DAC dynamic range has been performed at 630 Mrad TID, leading to a tuned threshold dispersion of 85 electrons that, combined with the noise data at this dose, still complies with RD53A specifications.
IV. CONCLUSIONS
The experimental characterization of the asynchronous front-end integrated in the CHIPIX65-FE0 demonstrator has been discussed. Test results confirm that the proposed continuous-time analog front-end complies with the specifications set by the RD53 consortium, in view of the development of 65 nm CMOS readout pixel chips for the innermost detector layers of ATLAS and CMS. In particular, an average value of the equivalent noise charge close to 90 electrons has been measured before irradiation, with no significant variations after X-ray irradiation at ionizing doses up to 630 Mrad(SiO 2 ). The tuned threshold dispersion before irradiation is 55 electrons, with a moderate increase at the maximum examined TID. RD53A integrates an improved version of the CHIPIX65 asynchronous front-end, with modifications mainly concerning the isolation strategy between analog and digital regions of the pixel cells, and optimized sensitivity to voltage drop on power supply lines and digital noise immunity.
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